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The oxide/semiconductor interface state density (Dit) in Al2O3/AlGaN/GaN metal-oxide-semiconductor
high-electron mobility transistor (MOS-HEMT) structures with gate oxides grown by atomic layer
deposition at low deposition temperature is analyzed in this work. MOS-HEMT structures with
Al2O3 gate oxide were deposited at 100 and 300
C using trimethylaluminum precursor and H2O
and O3 oxidation agents. The structures were found to show negative net charge at oxide/barrier
interface with density (Nint) of 10
13 cm2, which was attributed to the reduction of barrier surface
donor density (NDS). Dit was determined using capacitance transient techniques, and the results were
assessed by the simulations of the capacitance–voltage characteristics affected by interface traps.
The results indicate a lower interface quality of the sample with Al2O3 grown using O3 agent com-
pared to those with H2O, even though the former provided lowest gate leakage among the analyzed
structures. Moreover, to uncover the NDS nature, Dit distributions determined here were compared to
that reported previously on devices with Nint close to zero, i.e., with fully compensated surface bar-
rier polarization charge by NDS [Tapajna et al., J. Appl. Phys. 116, 104501 (2014)]. No clear correla-
tion between Dit and NDS was concluded, indicating the nature of NDS to be different from that of
interface states in the energy range analyzed here.VC 2016 American Vacuum Society.
[http://dx.doi.org/10.1116/1.4972870]
I. INTRODUCTION
Recently, GaN high-electron mobility transistors (HEMTs)
have been considered to replace Si power switching transis-
tors in high-efficiency AC/DC and DC/DC converters due to
lower ON-state resistance and superior dynamic properties of
the GaN devices.1–3 For switching devices, enhancement-
mode transistors with threshold voltage (Vth) as high as 5 V
are often required from the system level.4 Owing to inherent
depletion-mode character of the GaN HEMTs, a great effort
has been devoted toward the development of enhancement-
mode (or normally-off) devices for switching applications.1–6
Although several concepts for normally-off GaN HEMTs
have been proposed in the literature,2,5,6 fabrication of such
devices with sufficiently high Vth (5 V) and uncompromised
current driving capability (compared to normally-on counter-
parts) remains a challenge. Application of a metal-oxide-
semiconductor (MOS) gate structure in GaN HEMTs
(MOS-HEMTs) offers a promising approach to overcome
the existing trade-off between Vth and output current of the
device, providing sufficiently high negative polarization
charge (>1.8 1013 cm2) is left uncompensated at the
oxide/barrier interface.7–9 In this case, normally-off device
operation can be achieved, and, moreover, Vth can be
increased by oxide thickness (tox) increasing to a desired
value.8,10,11 However, polarization charge at the barrier sur-
face is fully compensated in most of the cases by the charge
referred here to as surface donors, while its origin and nature
has not been understood yet.
One of the possibilities to partially suppress the surface
donors’ formation in GaN MOS-HEMTs is to employ atomic
layer deposition (ALD) for growth of the gate dielectric.
Recently, Al2O3 and HfO2 grown by ALD at 100
C pro-
vided normally-off operation of InAlN/GaN MOS-HEMT
with positive Vth shift compared to the reference Schottky-
gated structure and Vth increase with the increase in tox.
11
This has been attributed to the reduction of the surface
donors’ density from 4.5 to about 1 1013 cm2 as a result
of low deposition temperature (TD) during ALD.
11 It has
been proposed by several authors that surface donors are
located at or close to oxide/III-N barrier interface.7–9
Therefore, a possible relationship between NDS and distribu-
tion of the oxide/barrier interface traps (Dit) represents a
relevant question, yet not explored in more detail in thea)Electronic mail: milan.tapajna@savba.sk
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literature. In this work, we investigated Dit(E) distribution in
Al2O3/GaN/AlGaN/GaN MOS-HEMT structures with gate
oxide grown by ALD. Dit distribution was measured on
samples with Al2O3 deposited at 100 and 300
C using
trimethylaluminum (TMA) precursor and two oxidation
agents: H2O and O3. First, the structural properties of the
processed structures are presented, and the methodology for
Dit determination using capacitance techniques is discussed.
Experimentally determined Dit distributions were then com-
pared to that of MOS-HEMTs with fully compensated sur-
face polarization charges reported previously.
II. EXPERIMENTAL PROCEDURES
The Al2O3/GaN/AlGaN/GaN MOS-HEMT structures
were fabricated on commercial (Cree) GaN/Al0.29Ga0.71
N/GaN heterostructures (from top 3 nm/17 nm/1.7lm) grown
on 4H-SiC substrate by metal-organic chemical vapor deposi-
tion (MOCVD). After Ti/Al/Ni/Au Ohmic contacts evapora-
tion and annealing (850 C, 1 min), Al2O3 gate dielectrics
were grown by ALD at 100 and 300 C using TMA as Al
precursor and H2O as oxidation agent (referred to as H2O-
100 C and H2O-300 C in the following) and at 100 C using
O3 oxidation agent (O3-100
C). For all three sets of samples,
Al2O3 films with thickness of 10, 20, and 30 nm (nominal
thickness) were deposited to allow analysis of the charge
distributions in the gate stack. All structures then underwent
postdeposition annealing step performed at 400 C for
15 min. Fabrication of MOS-HEMT structures was accom-
plished by Ni/Au (40 nm/50 nm) gate evaporation and pat-
terning using optical lithography and lift-off process.
The structural and chemical properties of the prepared
dielectric films were studied using high-resolution transmis-
sion electron microscopy (HR-TEM) and x-ray photoelec-
tron spectroscopy (XPS) on bare samples with 10-nm thick
Al2O3 films grown on GaN/AlGaN/GaN heterostructures.
The samples underwent similar postdeposition annealing
step as to MOS-HEMT devices. For HR-TEM study, speci-
mens embedded in a Ti disk were mechanically ground and
polished down to 50 lm, followed by 7 kV Arþ ion milling
until perforation. JEOL 3010 was used operating at 300 kV
with a point resolution of 0.17 nm. XPS measurements were
performed using Perkin Elmer PHI 1600 system equipped
with a spherical capacitor analyzer and a monochromated
AlKa radiation source (h¼ 1486.6 eV) with a 23.5 eV of
pass energy. To determine the stoichiometry of the Al2O3
films, the O/Al area ratio was calculated from the single
peaks deconvoluted from the O1s and Al2p spectra (not
shown in detail). The O/Al ratio ranges from 1.7 to 1.9 (as
summarized in Table I), that is, slightly higher compared to
stoichiometric Al2O3 (1.5). Similar values have been
reported in the literature for thin Al2O3 films oxide that was
attributed to excess of O atoms close to the surface.12 X-ray
reflectivity (XRR)13 was used for oxide thickness (tox) mea-
surement using Al2O3 layers deposited on commercial SiO2/
Si substrates in the same run as MOS-HEMT devices. For
XRR measurements, Bruker AXS-D8 Discover equipment
with Cu Ka radiation generated by an x-ray tube with a rotat-
ing anode operating at 12 kW was used.
DC current–voltage (IV), capacitance–voltage (CV), and
capacitance transients of MOS HEMT devices were per-
formed on circular diode structures with diameter of 80 lm.
All the capacitance measurements were performed using AC
signal with an amplitude of 30 mV and a frequency of
100 kHz. As will be discussed in Sec. III D, all three set of
samples showed reduced NDS by about 50% compared to full
compensation of the surface polarization charge, resulting in
the oxide/barrier net charge density (Nint) ranging from 1.1
to 1.2 1013 cm2 (see Table II). Note that for fully com-
pensated surface polarization charge by NDS, the net charge
Nint tends to be close to zero.
7–9,14
Dit distribution was determined on MOS-HEMT structures
with tox¼ 10 nm only, as it is expected to be independent of
tox. Two complementary techniques were used: (1) Dit in the
energy range of EC-E¼ 0.5–1.0 eV was determined using
Vth-transients, deduced from the capacitance transients mea-
sured at VgVth0.5 V at temperatures of 25, 75, and 125 C.
Only relative change (DVth) between Vth transients measured
after “filling” pulse VF¼ 0 (no filling) and VF¼ 1.5 V (inter-
face traps filling) was used for Dit determination, to cancel
out possible bulk trapping process (i.e., Vth drift) previously
discussed in Ref. 15. Dit(E) was determined from the time
derivative of DVth-t. (2) Filtered light-assisted Vth transient
technique was used to determine Dit distribution of very deep
interface states in the range of 1.75–3.25 eV below EC. Here,
the difference between Vth transient measured in the dark and
after light exposure was taken into account. The light from
the broad-band Xe-lamp (SP, ASB-XE-175) was filtered
using band-pass metal interference filters with FWHM spec-
tral transmittance ranging from 17.5 to 5 nm for light energy
of 1.75 to 3.25 eV, respectively. In contrast to Ref. 15, the
light was exposed 50 s after beginning of the transient and
kept exposed until the termination of the measurement.
Finally, the C-V curves of the MOS-HEMT structures were
calculated using a numerical solver of the one-dimensional
Poisson equation with the Shockley–Read–Hall statistics
TABLE I. Summary of Al2O3 films thickness measured by HR-TEM (10-nm
thick films only) and XRR, static dielectric constant extracted from the CV
measurements, and O/Al ratio determined from the XPS analysis.
Al2O3 thickness (nm)
eox
b O/Al ratioa
Nominal
10 20 30
HR-TEMa XRR
O3-100
C 9.0 9.4 23.1 34.3 9.6 1.86
H2O-100
C 12.0 11.3 22.0 32.9 9.6 1.94
H2O-300
C 11.5 11.4 22.9 33.7 8.3 1.72
aDetermined on bare Al2O3 films deposited on GaN/AlGaN/GaN hetero-
structure using the same conditions as for the MOS-HEMT devices.
bExtracted from the dependence of total capacitance of MOS-HEMT struc-
ture as a function of Al2O3 thickness.
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accounting for the interface traps response, taking the mea-
surement time into account.16
III. RESULTS AND DISCUSSION
A. Structural analysis
Cross-sectional HR-TEM images of samples with 10-nm
thick Al2O3 deposited by different ALD conditions on GaN/
AlGaN/GaN heterostructures are depicted in Figs. 1(a)–1(c).
Atomically flat interface between Al2O3 and III-N semicon-
ductor can be inferred for all three samples. H2O-300
C
sample [Fig. 1(b)] shows notably smoother Al2O3 surface
compared to films grown at 100 C [Figs. 1(a) and 1(c)]. The
Al2O3 thicknesses (tox) measured by HR-TEM and XRR
techniques are summarized in Table I. Similar tox (within the
experimental error) was obtained from HR-TEM and XRR
analyses for oxide films with nominal thickness of 10 nm
grown on AlGaN/GaN and SiO2/Si substrates, respectively.
Therefore, tox determined from the XRR measurement on all
sets of samples was considered in the analysis described
below. The barrier thickness (comprised of the GaN-cap and
AlGaN layers) was found to be about 19 nm, in agreement
with the nominal thickness.
Interestingly, despite low deposition temperature, all
Al2O3 films were found to have polycrystalline structure
with the mean grain size of 15–20 nm. Most of the crystal
grains are well oriented to the GaN substrate with a face cen-
tered cubic structure (a¼ 0.79 nm). However, the crystallin-
ity of the Al2O3 films needs to be confirmed by the x-ray
diffraction that is currently under investigation. It is worth
mentioning that to avoid artifacts, special care was taken
during the thinning procedure by using low temperature glue
(>100 C) and the ion bombardment with a decreased ion
energy of 7 kV (instead of standard 10 kV). Crystallization
of the ALD layers due to possible heating of electron beam
during the TEM observation is unlikely in the experimental
conditions used here.
B. I-V and C-V measurements
Figure 2(a) shows typical I-V characteristics of MOS-
HEMT structures with tox¼ 10 nm. Sample O3-100 C shows
lowest gate leakage (Ig) of 105 A/cm2 at Vg¼5 V, while
it increases for devices with ALD-grown Al2O3 using H2O to
103 A/cm2 at Vg¼5 V. At positive Vg-s, a sharp increase
in Ig can be observed. To understand this behavior, I-V meas-
urements at different temperatures were performed as shown
in Fig. 1(b). Weak temperature dependence of the exponen-
tial Ig-Vg characteristics at Vg> 1 V indicates tunneling
TABLE II. Summary of Vth-tox slopes extracted from the C-V measurements on set of MOS-HEMT structures with tox¼ 10, 20, and 30 nm, together with result-
ing Qeff. Also listed are polarization charge in the quantum well, PQW, net charge density at Al2O3/barrier interface, Nint, metal/Al2O3 SBH, and position of
Fermi level in the equilibrium (Vg¼ 0 V) EF,0 in respect to the bottom of the GaN-cap conduction band.
Sample Vth-tox slope (V/cm) Qeff/q (cm
2) PQW/q (cm
2) Nint (cm
2) SBH (eV) EC-EF,0 (eV)
O3-100
C 0.035 1.34 1012 1.27 1013 1.14 1013 3.55 1.85
H2O-100
C 0.025 1.09 1012 1.16 1013 3.45 1.75
H2O-300
C 0.011 8.0 1011 1.22 1013 3.3 2.0
FIG. 1. (a) HR-TEM micrographs of H2O-100
C (a), H2O-300 C (b), and
O3-100
C (c) Al2O3 grown on GaN/AlGaN/GaN heterostructures taken on
cross sectional thinned specimens.
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effects. Therefore, the I-V data at positive Vg-s were plotted
in the so-called Fowler–Nordheim plot depicted in the inset
of Fig. 2(a). From the high-field linear part of the plot, barrier
height of 0.92 eV was extracted using effective electron
tunneling mass of m*¼ 0.28m0,17 assuming electron tunnel-
ing from GaN into Al2O3 conduction band through a triangu-
lar barrier. However, the resulting barrier height is more than
two-times lower than the reported conduction band disconti-
nuity between GaN and ALD grown Al2O3, DEC [2.2 eV
(Ref. 18)]. Moreover, I–V measurements on samples with dif-
ferent thickness depicted in Fig. 1(c) show similar gate volt-
age onsets of the Ig exponential increase, in contrast to its
expected increase with tox (i.e., similar electric field in the
oxide). Instead, this behavior can be explained by the field
emission of electrons from trap centers in Al2O3 located
0.92 eV below the conduction band minimum, as depicted in
the inset of Fig. 2(c). We assume that for Vg> 1 V, electrons
are first injected from the channel into trap centers in Al2O3
located near Al2O3/GaN-cap interface and then emitted into
conduction band of the oxide. An important implication of the
gate leakage onset at Vg> 1.5 V is expected inability to form
a free-electron accumulation in the AlGaN barrier upon
higher positive Vg.
19,20 This effect excludes application of any
AC admittance techniques for Dit(E) determination (such as
that reported by Hori et al. in Ref. 21) in this voltage region,
as leakage paths in Al2O3/AlGaN gate stack will effectively
screen the capture-emission processes of interface traps.22
Figure 3 shows typical C-V characteristics of MOS-
HEMT structures measured from depletion toward accumu-
lation and backward with sweep rate of 0.2 V/s. From the
C-V characteristics, the following features can be deduced:
(1) As expected, similar Vth of 2.6, 3.0, and 3.3 V was
extracted from the C-V curves (determined graphically
in the depletion part similar to Refs. 15 and 23, cf. Fig.
3) for samples H2O-100
C, O3-100 C, and H2O-300 C,
respectively.
(2) MOS-HEMT structure O3-100
C shows notable C-V
(thus Vth) hysteresis of 0.2 V, while structures with
oxide grown using H2O show essentially no hysteresis.
(3) While samples with O3-100
C and H2O-100 C Al2O3
show similar and relatively steep C-V depletion, C-V
curve for sample H2O-300
C is stretched-out in the
depletion part.
(4) All three C-V curves show sign of capacitance increase
at Vg> 1.1 V (O3-100
C) and Vg> 1.5 V (H2O-100 C,
H2O-300
C) resembling C-V behavior for the so-called
spill-over regime. In this case, population of free elec-
trons in the AlGaN barrier leads to capacitance rise up to
the gate oxide capacitance, Cox. However, the capaci-
tance increase may be also related to the gate leakage
onset, as it appears at similar Vg-s [cf. Fig. 2(a)].
Moreover, 2DEG density extracted from the integration
of the C-V curve in the range from VgVth to spill-over
regime would give sheet carrier density ranging from 6
to 7 1012 cm2 that is almost two-times lower than the
expected value of 1.3 1013 cm2 given by AlGaN/GaN
polarization charge.24
To analyze oxide/semiconductor interface quality in the
processed MOS-HEMTs and its possible relation to the
effects described above, first, we determined Dit distributions
for all studied structures. Then, the MOS-HEMT C-V behav-
ior as well as Vth hysteresis was simulated using 1D Poisson
FIG. 2. (Color online) (a) Typical I-V characteristics of Al2O3/GaN/AlGaN/GaN MOS-HEMT structures with O3-100
C, H2O-100 C, and H2O-300 C Al2O3.
The inset shows the Fowler–Nordheim plot of I–V data at positive Vg-s resulting in tunneling barrier height of 0.92 eV using m*¼ 0.28m0 (Ref. 17). (b) I–V
characteristics of structure O3-100
C measured at temperatures ranging from 25 to 120 C. (c) Comparison between I–V characteristics of MOS-HEMT struc-
tures with 10 and 30-nm thick Al2O3. The inset of (c) depicts band diagram of the gate stack with sketch of field emission of electrons from bulk traps into
Al2O3 conduction band.
FIG. 3. (Color online) Typical C-V characteristics of the Al2O3/GaN/AlGaN/
GaN MOS-HEMT structures with tox¼ 10 nm.
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calculation taking capture/emission processes of interface
traps into account.
C. Dit(E) determination
Dit distributions were measured using Vth-transient and
photoassisted Vth-transient techniques on MOS-HEMT struc-
tures with tox¼ 10 nm. Typical Vth-transients measured at
T¼ 25 C are compared in Fig. 4(a). Note that Vth increases
with elapsed time for all three samples, suggesting electron
capture rather than electron emission from interface traps
expected to take place at negative bias. This can be under-
stood as a result of electron injection from the gate electrode
into bulk traps in the Al2O3 similar to Ref. 15. To cancel this
parasitic trapping out, only the difference between Vth-transi-
ents with VF¼ 1.5 V (interface traps filling) and VF¼ 0 V
(no filling) was used to calculate Dit distribution for a given
temperature. As expected, application of positive filling
pulse induced more negative Vth shift at the beginning of the
transients due to enhanced electron emission from filled
traps. By repeating such measurements for T¼ 75 and
125 C, Dit in the energy range of EC-E¼ 0.6–1 eV was
determined and is summarized in Fig. 5 for all studied struc-
tures. Although DVth transient includes emission from elec-
tron traps located also in the AlGaN and Al2O3 aligned with
the Fermi level, interface trap emission is expected to domi-
nate, as evidenced in Refs. 23 and 25 by comparing Vth tran-
sients of Schottky- and MOS-gated HEMT structures.
The photoassisted Vth transient measurement is exempli-
fied in Fig. 4(b) for sample O3-100
C upon exposure of light
with energy centered around 1.75 eV. Similar to Vth transi-
ents, Vth increases with elapsed time due to parasitic electron
trapping. Therefore, Vth transient was first recorded in the
dark and then repeated with light exposure. Light was
exposed 50 s after beginning of transient measurement so
that alignment between the two transients can be adjusted, as
depicted in Fig. 4(b). Both measurements were stopped at
t¼ 150 s, when the difference between the two transients
(i.e., DVth) saturated. This procedure was then repeated for
higher light energies. Dit was calculated from DVth and
difference between two adjacent light energies as DitðhÞ
¼ ðeox=toxÞ½DVth=qðhi  hi1Þ. Light energy h was con-
sidered for Eit, as measured from the bottom of GaN conduc-
tion band. Capture of electrons (i.e., hole emission) from
GaN valence band by interface traps for h >Eg/2 was not
considered for simplicity.
The resulting Dit distributions of the analyzed MOS-HEMT
structures are shown in Fig. 5. MOS-HEMT structures
O3-100
C show highest Dit among the analyzed structures
with a value of about 1012 eV1 cm2 in the range of EC-E
¼ 3.25–1.75 eV that increases to a value of 1013 eV1cm2 in
the range of EC-E¼ 0.9–0.5 eV. As compared to O3-grown
sample, both samples grown with H2O show an order of mag-
nitude lower Dit of about 2 1011eV1 cm2 in the range of
EC-E¼ 3.25–1.75 eV. Interestingly, despite lower deposition
temperature, MOS-HEMT structure H2O-100
C shows lower
Dit of 2 1011–1012 eV1 cm2 in the range of EC-E¼ 0.9
–0.5 eV compared to Dit ranging from 2 to 5 1012eV1 cm2
for sample H2O-300
C in the same energy range. Our data
therefore indicates that application of O3 oxidation agent dur-
ing ALD growth of Al2O3 at low deposition temperature pro-
vides lower interface quality compared to H2O, even though it
gives the lowest gate leakage among the oxides analyzed here.
Regarding the deposition temperature, our data suggest higher
Dit in the range of EC-E¼ 0.9–0.5 eV for the structure with
Al2O3 grown with H2O at higher temperature, while the depo-
sition temperature seems to have a minor impact on the gate
leakage. Further, keeping in mind similar Dit distribution
in the range of EC-E¼ 0.90.5 eV for O3-100 C and
H2O-300
C, one may expect similar C-V hysteresis for both
MOS-HEMT structures. This is because interface traps in this
energy range have been shown to re-emit electrons with time
constant similar to duration of the Vg back-sweep (tenths of
seconds).16,23 However, while structure O3-100
C showed
C-V hysteresis of about 0.2 V, sample H2O-300
C showed
negligible hysteresis (cf. Fig. 3).
FIG. 4. (Color online) (a) Comparison of Vth transients measured at room
temperature using Vmeas¼Vth0.5 V, without (VF¼ 0 V, dashed lines) and
with filling pulse (VF¼ 1.5 V, solid lines) for separation of the parasitic bulk
trapping effect. (b) Vth transients measured at the same voltage as in (a)
upon dark condition and after exposure of filtered light at t¼ 50 s.
FIG. 5. (Color online) Summary of Dit distributions determined on Al2O3/
GaN/AlGaN/GaN MOS-HEMT structures analyzed here (symbols) and that
reported in Ref. 23 (lines with symbols). Also shown are approximated Dit
distributions (lines) used as input parameters for C-V simulations.
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D. C-V simulations
In order to support our hypothesis of the Ig-related capaci-
tance increase at Vg¼ 1.5 V and to understand discrepancies
between C-V hysteresis and Dit distribution for sample H2O-
300 C, we performed the simulations of the C-V curves and
corresponding hysteresis using the experimentally deter-
mined Dit. For the simulation, one needs to know exact
charge distribution across the MOS-HEMT gate stack.
While theoretical values can be used for the estimation of
polarization charges at III-N interfaces, the net charge at
oxide/III-N interface (Qint) has to be determined experimen-
tally. To do so, we used dependence of Vth as a function of
tox, similar to Refs. 8, 23, and 26. Following an analytical
model for Vth in GaN MOS-HEMT structures,
9 the slope of
Vth–tox dependence can be expressed as
dVth
dtox
¼ Qef f
eox
¼  1
eox
PS þ PQW þ qNDS þ qNox þ qNitð Þ;
(1)
where PS is the surface polarization charge (that includes
GaN-cap surface and GaN-cap/AlGaN interface polarization
charge), PQW is the polarization charge in the AlGaN/GaN
quantum well, NDS is the ionized surface donors density
(partially or fully compensating PS), Nox is the sheet oxide
fixed charge, and Nit is the interface trapped charge.
9 Qeff
represents an effective charge and it simply quantifies elec-
trostatic impact of the charges residing in MOS-HEMT
structure to Vth changes due to tox variation. Note that PS,
NDS, Nox, and Nit are assumed to be located at or close to
oxide/III-N interface. From Eq. (1), it can be then defined
that
Qef f  PQW ¼ PS þ qNDS þ qNox þ qNit ¼ Qint: (2)
This means that the net oxide/III-N charge (Qint¼ qNint) can
be calculated from Qeff (extracted from the slope of Vth-tox
dependence) and polarization charge in the quantum well.
The dielectric constant of Al2O3 films used in the simula-
tions was also determined experimentally from the depen-
dence of MOS-HEMT total capacitance (Ctot) as a function
of tox, similar to techniques used in Si MOS structures with
high-k dielectrics.27 As Ctot is given by the serial combina-
tion of the barrier and oxide capacitance, the static dielectric
constant of the latter (eox) can be determined from the slope
of Ctot-tox dependence using the calculated barrier capaci-
tance from known barrier thickness (TEM) and its dielectric
constant (8.8).24 The values of eox for ALD-grown Al2O3
films are summarized in Table I. It ranges from 8.3 to 9.6 in
reasonable agreement with the value reported for amorphous
Al2O3 (9).
28 All III-N material properties were taken from
Ref. 16.
Using MOS-HEMT structures with 10, 20, and 30 nm, we
determined Qeff from the Vth-tox dependences for all three set
of samples, and the results are summarized in Table II.
Then, PQW and metal/Al2O3 Schottky barrier height (SBH)
were adjusted to account for the experimental Vth and its
variation with tox. The same PQW of 1.27 1013 cm2 for all
structures and SBH at Ni/Al2O3 interface ranging from 3.3
to 3.55 eV were found to fit the experimental data. This pro-
cedure is reasonable, keeping in mind the same AlGaN/GaN
wafer used for the sample processing. On the other hand,
variation in the quality of the oxide surface can result in vari-
ation of the metal/oxide SBH (Ref. 29) and it compares well
to the value reported in the literature for Ni/Al2O3 interface
[3.5 eV (Ref. 30)]. Somewhat smaller PQW compared to a
theoretical value [1.6 1013 cm2 (Ref. 24)] can be attrib-
uted to slight differences between nominal and actual Al
composition and/or presence of defects, such as dislocations,
reducing crystal quality, and thus polarization charge
density.
Simulated C-V curves for analyzed MOS-HEMT struc-
tures with oxide thickness of 10 nm are shown in Fig. 6.
Beside the experimental curve, we plotted also C-V curve
considering Dit¼ 0 (dashed line) and Dit distribution similar
to that determined experimentally (solid lines). For the
calculation, actual Dit distribution was approximated by two
exponential functions, as plotted in Fig. 5 by solid lines. To
simulate the C-V hysteresis, also shown is the C-V curve
calculated after setting the steady-state to Vg¼ 1.5 V (dotted
line). In this state, all traps are allowed to capture or emit
charge carriers according to its position to Fermi level at this
voltage. This is similar to the experimental condition at
Vg¼ 1.5 V, where mostly shallower traps are available and
elevated leakage current further promotes charge capture/
emission processes. Note that in previous simulations, ther-
mal equilibrium was set to Vg¼ 0 V, as the first measurement
steps from the equilibrium state.
Let us first discuss the gate voltage at which free electrons
spill-over into the AlGaN barrier (Vspill) that is characteristic
by second increase of the capacitance. We note here that this
voltage can be also referred to as flat-band voltage VFB, as
AlGaN bands become flat at this condition. Simulation data
suggest that Vspill can be expected at Vg¼ 3 V for an “ideal”
structures without considering oxide/barrier interface traps.
The presence of interface traps further shifts Vspill to higher
positive voltages due to capture of electrons by (acceptor-
like) interface traps which in turn stretches-out the C-V curve
of the MOS-HEMT structure. Vspill increases by 0.5 V for
H2O-100
C and by 3 V for O3-100 C and H2O-300 C,
depending on Dit in the energy range of EC-E<EF,0 (EF,0 is
the Fermi level position measured from GaN conduction
band at oxide/barrier interface at Vg¼ 0 V), i.e., correlating
with shallower Dit distribution measured by Vth transients.
Therefore, it can be concluded that C-V simulations support
our hypothesis of gate leakage related capacitance increase
at positive Vg-s, rather than being related to spill-over
regime.
Regarding the C-V hysteresis, good agreement between
experimental data and simulations can be inferred from
Fig. 6 for samples O3-100
C (0.2 and 0.21 V, respectively)
and H2O-100
C (<10 and 70 mV, respectively). As evi-
denced in Ref. 23, electron emission from interface traps
centered around EC-E¼ 0.6 eV dominantly determines the
value of hysteresis upon sweep conditions used here
(0.2 V/s), neglecting the effect of other traps, such as
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border traps. However, a large discrepancy between exper-
imental (<10 mV) and simulated C-V (0.25 V) hysteresis
can be inferred from Fig. 6(c) for structure H2O-300
C.
We believe that the absence of any hysteresis can be attrib-
uted to coaction of parasitic electron trapping and interface
trap emission during C-V sweeps at T¼ 300 C.
Having experimentally determined Dit(E) of samples with
reduced NDS, we can compare our results with Dit(E) measured
on AlGaN/GaN MOS-HEMT structures with fully compen-
sated PS in order to follow possible correlation between Dit
and NDS. Also plotted in Fig. 5 is Dit reported in our previous
work23 on Al2O3/GaN/AlGaN/GaN MOS-HEMTs with Al2O3
grown by MOCVD at 600 C. As detailed in Ref. 23, this
structure shows Nint of 3 1012 cm2, i.e., almost an order
of magnitude lower Nint compared to structures analyzed here
(1 1013 cm2). Keeping in mind an order of magnitude
difference between Dit in the range of EC-E¼ 3.25–1.75 eV
for O3-100
C sample and those grown using H2O while fea-
turing similar Nint (thus NDS), variation of Dit for structure with
MOCVD grown Al2O3 in this energy range can be disregarded
in terms of correlation with NDS. Comparing the shallower
traps (EC-E¼ 0.9–0.5 eV), sample from Ref. 23 shows similar
Dit to that determined for O3-100
C sample, except the energy
range of EC-E¼ 0.9–0.7 eV, in which MOCVD grown struc-
ture shows slightly higher Dit (from 7 to 4 1013 eV1cm2)
compared to O3-100
C structure (from 5 to 1
 1013eV1 cm2). However, Dit differs by an order of magni-
tude for structures H2O-100
C and O3-100 C in the same
energy range, while both samples showed similar NDS. For
more quantitative comparison, the difference of Nit obtained
from Dit distributions as Nit ¼
Ð EC0:9 eV
EC0:5 eV DitðEÞdE gives the
DNit of 1.4 1012cm2, which is much lower value compared
to DNint¼ 8 1012 cm2. Therefore, it can be concluded that,
in the energy range considered, there is no clear correlation
between Dit and NDS for samples analyzed here and that
reported previously.23 Nevertheless, this conclusion does not
mean that possible correlation between Dit and NDS can exist
for shallow traps located close to the conduction band edge.
Finally, let us point out the stretch-out of the C-V curve
for structure H2O-300
C in the region corresponding to
2DEG depletion. As pointed out by several authors,16,23 it is
unlikely to attribute the stretch-out in this region to interface
traps, as the Fermi level at oxide/barrier interface coincide
with very deep traps (E-EC> 1 eV) featuring much longer
time constant in respect to the measurement time. Instead,
traps in the GaN channel or spatial inhomogeneity of the
gate oxide can account for this effect. Again, keeping in
mind the same wafer used for the device processing and the
absence of such effect for O3-100
C and H2O-100 C, the
latter effect is more likely. Local inhomogeneity in Al2O3
thickness can induce variation in gate oxide electric field
which in turn smears-out the pinch-off voltage of the
structure.
IV. CONCLUSIONS
Dit(E) distribution in Al2O3/AlGaN/GaN MOS-HEMT
structures with low-TD ALD grown oxides and reduced NDS
was analyzed. Although our results indicates lower interface
quality for Al2O3 deposited on III-N heterostructure using
O3 oxidation agent compared that with H2O, the former
gives the lowest gate leakage among the structures analyzed
here. From the comparison between Dit determined here and
those reported in the literature, there seems to be no correla-
tion between Dit and NDS. Also, the methodology for Dit
determination using capacitance techniques was discussed,
FIG. 6. (Color online) Experimental and calculated C-V curves for Al2O3/
GaN/AlGaN/GaN MOS-HEMT structures analyzed here. Lines with sym-
bols represent experimental data and dashed lines shows calculated curves
assuming Dit¼ 0. Full and dotted lines depicts simulations with approxi-
mated Dit shown in Fig. 5 accounting for forward (from 6 to 6 V) and
backward (from 6 to 6 V) measurements, respectively (see the text for
details).
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focusing on enhanced forward gate leakage constraints on
the application of the AC admittance techniques for Dit
determination. Finally, we described a simple experimental
methodology for the extraction of the MOS-HEMT gate
charge distribution using experimental Vth-tox dependence
and theoretical polarization charge in the quantum well that
can be used for C-V simulations.
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